Typically, whenever a bus bridge sees a transaction on one bus that need to be forwarded to another, the initial transaction have to wait right until the forwarded transaction completes prior to a result's Prepared. One particular notable exception takes place in the case of memory writes. Here, the bridge https://nathanlabsadvisory.com/pci-dss/